2024 Intern, SOC Performance Architect

September 12

Apply Now

Receive Emails with Similar Jobs

Samsung Research America (SRA)

WebsiteLinkedInAll Job Openings

Founded in October 1988, Samsung Research America (SRA) builds upon Samsung’s 40-year history in the Bay Area$1. .$1

Scientific Research and Development Services • Computer Hardware • Computer Software • MPS • Think Tank Team

1001 - 5000

Description

Perform performance modeling and analysis of hardware features, applications, benchmarks, and uses cases. Analyze system-level architectural trade-offs (across mapping of workload to CPU, GPU, NPU, ISP, memory subsystems, and system software). Right size IPs within PPA constraint. Develop SoC performance models to help evaluate PPA (power, performance, area) targets including CPU, GPU, ISP, NPU – particularly around mobile platforms. Leverage Industry standard tools and/or create in house tools to speed up performance evaluation and analysis. Work across the organization to analyze workload and decompose, map workload components to IPs to optimize system performance, energy. Working with teams [Application, OS, Driver] to identify, analyze and optimize critical use cases including immersive, camera, AI, Display, Multimedia and gaming applications. Evaluate architecture proposal performance benefits in collaboration with SoC Architects and communicate the results across related engineering audiences (SW, HW, Architecture, Leadership).

Requirements

Currently pursuing a Masters or PhD in Computer Science/Engineering or equivalent combination of education, training, and experience. Experience in architecture analysis and performance modeling, ranging from simple analytical models to cycle accurate performance model and correlation. Experience with industry standard performance and power modelling tools. Experience modelling SoC architectures and understanding the challenges involved in integrating internal/external IP and analyzing system-level performance and behavior. Knowledge of ARM CPU, Interconnect and bus protocols and memory subsystem design - including cache subsystems, GPU, NPU, ISP, Media accelerators, Display pipe, Sensor Hub, Audio processing, Power management and Security infrastructure across the SoC. Ability to evaluate architecture proposals, internal and external IP features. Modelling and simulator development skills and able to code in C, C++, python and similar programming languages.

Benefits

Our total rewards programs are designed to motivate and engage exceptional talent. The hourly pay rate range for roles at this level is listed below, but may be higher or lower in other states due to geographic differentials in the labor market. Within the hourly pay rate range, individual rates depend on a number of factors—including the role’s function and location as well as the individual’s knowledge, skills, experience, education and training. This is part of our comprehensive compensation package with annual bonus eligibility and generous benefits to help you live life well.